1、分析如下VHDL语言源程序,确定电路的功能。 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY counter IS PORT(clock: IN STD_LOGIC; clear: IN STD_LOGIC; encount: IN STD_LOGIC; q: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)); END counter; ARCHITECTURE behave OF counter IS SIGNAL pre_q: STD_LOGIC_VECTOR (3 DOWNTO 0):= B"0000"; BEGIN PROCESS(clock, encount, clear) BEGIN IF clear='1' THEN pre_q<=pre_q - pre_q; ELSIF (clock='1' AND cloc

A.九进制加法计数器 B.十进制加法计数器 C.九进制减法计数器 D.十进制减法计数器

时间:2024-04-11 16:55:54

相似题目